{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/10572616","patent":{"patent_number":"10572616","title":"TEST PATTERN, TEST METHOD FOR SEMICONDUCTOR DEVICE, AND COMPUTER-IMPLEMENTED METHOD FOR DESIGNING INTEGRATED CIRCUIT LAYOUT","assignee":"Unknown","inventors":["SUNG-WOOK HWANG","JONG-HYUN LEE","MIN-SOO KANG"],"filing_date":null,"publication_date":"2020-02-25T00:00:00.000Z","cpc_codes":[],"num_claims":null,"abstract":null},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"TEST PATTERN, TEST METHOD FOR SEMICONDUCTOR DEVICE, AND COMPUTER-IMPLEMENTED METHOD FOR DESIGNING INTEGRATED CIRCUIT LAYOUT","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/10572616","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/10572616","citation_suggestion":"Patentable. \"TEST PATTERN, TEST METHOD FOR SEMICONDUCTOR DEVICE, AND COMPUTER-IMPLEMENTED METHOD FOR DESIGNING INTEGRATED CIRCUIT LAYOUT\" (10572616). https://patentable.app/patents/10572616","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/10572616","json":"https://patentable.app/api/llm-context/10572616","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T23:24:42.116Z"}