{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/10698440","patent":{"patent_number":"10698440","title":"REDUCING LATENCY OF MEMORY READ OPERATIONS RETURNING DATA ON A READ DATA PATH ACROSS MULTIPLE CLOCK BOUNDARIES, TO A HOST IMPLEMENTING A HIGH SPEED SERIAL INTERFACE","assignee":"Unknown","inventors":["Steven R. Carlough","Susan M. Eickhoff","Michael B. Spear","Gary A. Van Huben","Stephen D. Wyatt"],"filing_date":null,"publication_date":"2020-06-30T00:00:00.000Z","cpc_codes":[],"num_claims":null,"abstract":null},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"REDUCING LATENCY OF MEMORY READ OPERATIONS RETURNING DATA ON A READ DATA PATH ACROSS MULTIPLE CLOCK BOUNDARIES, TO A HOST IMPLEMENTING A HIGH SPEED SERIAL INTERFACE","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/10698440","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/10698440","citation_suggestion":"Patentable. \"REDUCING LATENCY OF MEMORY READ OPERATIONS RETURNING DATA ON A READ DATA PATH ACROSS MULTIPLE CLOCK BOUNDARIES, TO A HOST IMPLEMENTING A HIGH SPEED SERIAL INTERFACE\" (10698440). https://patentable.app/patents/10698440","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/10698440","json":"https://patentable.app/api/llm-context/10698440","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T03:01:14.728Z"}