{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/10817223","patent":{"patent_number":"10817223","title":"UNIFIED CHIP ENABLE, ADDRESS AND COMMAND LATCH ENABLE PROTOCOL FOR NAND MEMORY","assignee":"Unknown","inventors":["Sajal Mittal","Sneha Bhatia","Vinayak Ghatawade"],"filing_date":null,"publication_date":"2020-10-27T00:00:00.000Z","cpc_codes":[],"num_claims":null,"abstract":null},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"UNIFIED CHIP ENABLE, ADDRESS AND COMMAND LATCH ENABLE PROTOCOL FOR NAND MEMORY","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/10817223","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/10817223","citation_suggestion":"Patentable. \"UNIFIED CHIP ENABLE, ADDRESS AND COMMAND LATCH ENABLE PROTOCOL FOR NAND MEMORY\" (10817223). https://patentable.app/patents/10817223","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/10817223","json":"https://patentable.app/api/llm-context/10817223","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T06:43:34.390Z"}