{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/8886978","patent":{"patent_number":"8886978","title":"MULTIPROCESSOR SYSTEM AND CONTROL METHOD WHERE A POWER SAVING MODE CONTROL THAT SAFELY STOPS/STARTS ACCESSES TO A SHARED MEMORY","assignee":"Unknown","inventors":["Hitoshi AOKI"],"filing_date":null,"publication_date":"2014-11-11T00:00:00.000Z","cpc_codes":[],"num_claims":null,"abstract":null},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"MULTIPROCESSOR SYSTEM AND CONTROL METHOD WHERE A POWER SAVING MODE CONTROL THAT SAFELY STOPS/STARTS ACCESSES TO A SHARED MEMORY","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/8886978","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/8886978","citation_suggestion":"Patentable. \"MULTIPROCESSOR SYSTEM AND CONTROL METHOD WHERE A POWER SAVING MODE CONTROL THAT SAFELY STOPS/STARTS ACCESSES TO A SHARED MEMORY\" (8886978). https://patentable.app/patents/8886978","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/8886978","json":"https://patentable.app/api/llm-context/8886978","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T21:18:19.511Z"}