{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/8914563","patent":{"patent_number":"8914563","title":"Integrated Circuit, System, and Method Including a Shared Synchronization Bus","assignee":"Unknown","inventors":["Bradley Martin","Thomas Saroshan David","Alan Lee Westwick"],"filing_date":null,"publication_date":"2014-12-16T00:00:00.000Z","cpc_codes":[],"num_claims":null,"abstract":null},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Integrated Circuit, System, and Method Including a Shared Synchronization Bus","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/8914563","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/8914563","citation_suggestion":"Patentable. \"Integrated Circuit, System, and Method Including a Shared Synchronization Bus\" (8914563). https://patentable.app/patents/8914563","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/8914563","json":"https://patentable.app/api/llm-context/8914563","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T21:40:56.201Z"}