{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/9747132","patent":{"patent_number":"9747132","title":"MULTI-CORE PROCESSOR USING FORMER-STAGE PIPELINE PORTIONS AND LATTER-STAGE PIPELINE PORTIONS ASSIGNED BASED ON DECODE RESULTS IN FORMER-STAGE PIPELINE PORTIONS","assignee":"Unknown","inventors":["Hirofumi YAMAMOTO","Takeshi KONDO","Shinichirou TAGUCHI","Takatoshi NOMURA","Daihan WANG","Tomoyoshi FUNAZAKI","Yukoh MATSUMOTO"],"filing_date":null,"publication_date":"2017-08-29T00:00:00.000Z","cpc_codes":[],"num_claims":null,"abstract":null},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"MULTI-CORE PROCESSOR USING FORMER-STAGE PIPELINE PORTIONS AND LATTER-STAGE PIPELINE PORTIONS ASSIGNED BASED ON DECODE RESULTS IN FORMER-STAGE PIPELINE PORTIONS","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/9747132","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/9747132","citation_suggestion":"Patentable. \"MULTI-CORE PROCESSOR USING FORMER-STAGE PIPELINE PORTIONS AND LATTER-STAGE PIPELINE PORTIONS ASSIGNED BASED ON DECODE RESULTS IN FORMER-STAGE PIPELINE PORTIONS\" (9747132). https://patentable.app/patents/9747132","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/9747132","json":"https://patentable.app/api/llm-context/9747132","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-29T23:22:38.188Z"}