{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/9754073","patent":{"patent_number":"9754073","title":"Layout Optimization for Integrated Circuit Design","assignee":"Unknown","inventors":["Huang-Yu Chen","Yuan-Te Hou","Yu-Hsiang Kao","Ken-Hsien Hsieh","Ru-Gun Liu","Lee-Chung Lu"],"filing_date":null,"publication_date":"2017-09-05T00:00:00.000Z","cpc_codes":[],"num_claims":null,"abstract":null},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Layout Optimization for Integrated Circuit Design","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/9754073","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/9754073","citation_suggestion":"Patentable. \"Layout Optimization for Integrated Circuit Design\" (9754073). https://patentable.app/patents/9754073","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/9754073","json":"https://patentable.app/api/llm-context/9754073","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-31T10:36:32.718Z"}