{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/9864427","patent":{"patent_number":"9864427","title":"POWER EFFICIENT PROCESSOR ARCHITECTURE","assignee":"Unknown","inventors":["Andrew J. Herdrich","Rameshkumar G. Illikkal","Ravishankar Iyer","Sadagopan Srinivasan","Jaideep Moses","Srihari Makineni"],"filing_date":null,"publication_date":"2018-01-09T00:00:00.000Z","cpc_codes":[],"num_claims":null,"abstract":null},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"POWER EFFICIENT PROCESSOR ARCHITECTURE","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/9864427","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/9864427","citation_suggestion":"Patentable. \"POWER EFFICIENT PROCESSOR ARCHITECTURE\" (9864427). https://patentable.app/patents/9864427","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/9864427","json":"https://patentable.app/api/llm-context/9864427","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T10:22:59.993Z"}