{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-10497679","patent":{"patent_number":"US-10497679","title":"Wafer level package and wafer level chip size package","assignee":null,"inventors":[],"filing_date":"2017-12-05T00:00:00.000Z","publication_date":"2019-12-03T00:00:00.000Z","cpc_codes":["H01L","H01L","H01L","H01L","H01L","H01L","H01L"],"num_claims":12,"abstract":"A wafer level package that includes a first wafer; a second wafer facing the first wafer; a plurality of chips between the first wafer and the second wafer and arranged in an array; a plurality of sealing frames at predetermined intervals and surrounding each of the plurality of chips to seal the chips; and a coupling portion which couples opposed corners of respective sealing frames."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Wafer level package and wafer level chip size package","description":"A wafer level package that includes a first wafer; a second wafer facing the first wafer; a plurality of chips between the first wafer and the second wafer and arranged in an array; a plurality of sea","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-10497679","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-10497679","citation_suggestion":"Patentable. \"Wafer level package and wafer level chip size package\" (US-10497679). https://patentable.app/patents/US-10497679","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-10497679","json":"https://patentable.app/api/llm-context/US-10497679","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T13:16:03.272Z"}