{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-10504759","patent":{"patent_number":"US-10504759","title":"Semiconductor metrology with information from multiple processing steps","assignee":null,"inventors":[],"filing_date":"2017-03-31T00:00:00.000Z","publication_date":"2019-12-10T00:00:00.000Z","cpc_codes":["H01L","G06F","G06N","G01N","G01N"],"num_claims":20,"abstract":"Methods and systems for measuring process induced errors in a multiple patterning semiconductor fabrication process based on measurements of a specimen and process information from one or more previous process steps employed to fabricate the specimen are presented herein. A metrology tool is employed after a number of process steps have been executed. The metrology tool measures structural parameters of interest of metrology targets on the wafer based on measured signals and process information, and communicates correctable process parameter values to one or more process tools involved in the previous process steps. When executed by the appropriate process tool, the correctable process parameter values reduce process induced errors in the geometry of the structures fabricated by the process flow. In another aspect, multiple metrology tools are used to control a fabrication process in combination with process information from one or more process steps in the process flow."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Semiconductor metrology with information from multiple processing steps","description":"Methods and systems for measuring process induced errors in a multiple patterning semiconductor fabrication process based on measurements of a specimen and process information from one or more previou","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-10504759","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-10504759","citation_suggestion":"Patentable. \"Semiconductor metrology with information from multiple processing steps\" (US-10504759). https://patentable.app/patents/US-10504759","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-10504759","json":"https://patentable.app/api/llm-context/US-10504759","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-31T10:39:47.489Z"}