{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-10511320","patent":{"patent_number":"US-10511320","title":"Low distortion successive approximation register (SAR) analog-to-digital converters (ADCs) and associated methods","assignee":null,"inventors":[],"filing_date":"2018-09-24T00:00:00.000Z","publication_date":"2019-12-17T00:00:00.000Z","cpc_codes":["G11C"],"num_claims":20,"abstract":"An ADC device comprises a comparator having an output, a first input, and a second input. And the ADC includes a SAR configured to receive the output of the comparator as an input and to generate based thereon a parallel digital output having a most significant bit (MSB) and a plurality of less significant bits associated with a reference voltage. The ADC also includes a DAC configured to receive the parallel digital output from the SAR and to generate based thereon an internal analog signal, the internal analog signal applied as the first input to the comparator. The DAC further includes a capacitor network coupled to the first input having a redistribution capacitor coupled to a first voltage that is greater than the reference voltage such that a ratio N is equal to the reference voltage divided by the first voltage. The DAC also includes one or more first capacitors also coupled to the first voltage, where at least one first capacitor is associated with the MSB. The DAC further including and a plurality of second capacitors coupled to the reference voltage, wherein the redistribution capacitor having a capacitive value that is equal to (1−N) times the total capacitance of a parallel combination of the one or more first capacitors. And the second capacitors are associated with less significant bits, and an input voltage line carrying an input voltage (VIN) switchably coupled to the first input or switchably coupled to the second input."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Low distortion successive approximation register (SAR) analog-to-digital converters (ADCs) and associated methods","description":"An ADC device comprises a comparator having an output, a first input, and a second input. And the ADC includes a SAR configured to receive the output of the comparator as an input and to generate base","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-10511320","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-10511320","citation_suggestion":"Patentable. \"Low distortion successive approximation register (SAR) analog-to-digital converters (ADCs) and associated methods\" (US-10511320). https://patentable.app/patents/US-10511320","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-10511320","json":"https://patentable.app/api/llm-context/US-10511320","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-31T00:17:02.104Z"}