{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-10515671","patent":{"patent_number":"US-10515671","title":"Method and apparatus for reducing memory access latency","assignee":null,"inventors":[],"filing_date":"2016-09-22T00:00:00.000Z","publication_date":"2019-12-24T00:00:00.000Z","cpc_codes":["G11C","G11C","G11C"],"num_claims":21,"abstract":"Logic such as a memory controller writes primary data from an incoming write request as well as corresponding replicated primary data (which is a copy of the primary data) to one or more different memory banks of random access memory in response to determining a memory access contention condition for the address (including a range of addresses) corresponding to the incoming write request. When the memory bank containing the primary data is busy servicing a write request, such as to another row of memory in the bank, a read request for the primary data is serviced by reading the replicated primary data from the different memory bank of the random access memory to service the incoming read request."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Method and apparatus for reducing memory access latency","description":"Logic such as a memory controller writes primary data from an incoming write request as well as corresponding replicated primary data (which is a copy of the primary data) to one or more different mem","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-10515671","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-10515671","citation_suggestion":"Patentable. \"Method and apparatus for reducing memory access latency\" (US-10515671). https://patentable.app/patents/US-10515671","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-10515671","json":"https://patentable.app/api/llm-context/US-10515671","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T18:48:42.165Z"}