{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-10530371","patent":{"patent_number":"US-10530371","title":"Delay locked loop to cancel offset and memory device including the same","assignee":null,"inventors":[],"filing_date":"2019-04-05T00:00:00.000Z","publication_date":"2020-01-07T00:00:00.000Z","cpc_codes":["G11C","G11C","G11C","G11C"],"num_claims":6,"abstract":"A delay locked loop according to some example embodiments of the inventive concepts may include first, second, and third delay circuits, first and second phase detectors, and first and second controllers. The first delay circuit may generate a first clock by delaying a reference clock. The second and third delay circuits may be configured to generate a second and third clock respectively by delaying the first clock. The first and second phase detector may be configured to detect a phase difference between the second clock and the third clock and the third clock respectively. The first controller may be configured to adjust a delay of the third delay circuit using a detection result of the first phase detector. The second controller may be configured to adjust a delay of the first delay circuit using a detection result of the second phase detector."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Delay locked loop to cancel offset and memory device including the same","description":"A delay locked loop according to some example embodiments of the inventive concepts may include first, second, and third delay circuits, first and second phase detectors, and first and second controll","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-10530371","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-10530371","citation_suggestion":"Patentable. \"Delay locked loop to cancel offset and memory device including the same\" (US-10530371). https://patentable.app/patents/US-10530371","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-10530371","json":"https://patentable.app/api/llm-context/US-10530371","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T13:24:00.917Z"}