{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-11251159","patent":{"patent_number":"US-11251159","title":"High performance CMOS using 3D device layout","assignee":null,"inventors":[],"filing_date":"2020-04-06T00:00:00.000Z","publication_date":"2022-02-15T00:00:00.000Z","cpc_codes":["H01L","B82Y","H01L","H01L","H01L","H01L","H01L","H01L","H01L","H01L","H01L","H01L","H01L","H01L","H01L"],"num_claims":12,"abstract":"A semiconductor device includes an NMOS device formed on a first substrate bonded with a second substrate having a PMOS device formed thereon, with the bonding achieved by contacting a first wiring layer formed on the NMOS device with a second wiring layer formed on the PMOS device."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"High performance CMOS using 3D device layout","description":"A semiconductor device includes an NMOS device formed on a first substrate bonded with a second substrate having a PMOS device formed thereon, with the bonding achieved by contacting a first wiring la","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-11251159","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-11251159","citation_suggestion":"Patentable. \"High performance CMOS using 3D device layout\" (US-11251159). https://patentable.app/patents/US-11251159","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-11251159","json":"https://patentable.app/api/llm-context/US-11251159","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-31T17:25:59.056Z"}