{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-11281533","patent":{"patent_number":"US-11281533","title":"Hybrid iterative error correcting and redundancy decoding operations for memory sub-systems","assignee":null,"inventors":[],"filing_date":"2020-07-28T00:00:00.000Z","publication_date":"2022-03-22T00:00:00.000Z","cpc_codes":["G06F","G06F"],"num_claims":20,"abstract":"Data stored on each of a set of memory components can be read. Corresponding data stored on a number of the set of memory components that cannot be decoded using an error correction code decoding operation can be identified. A determination can be made whether the number of the set of memory components that include the corresponding data that cannot be decoded from the ECC decoding operation satisfies a threshold condition. Responsive to determining that the number of the set of memory components that include the corresponding data that cannot be decoded from the second ECC decoding operation satisfies the threshold condition, a processing device, can perform a redundancy error correction decoding operation to correct the data stored on each of the set of memory components."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Hybrid iterative error correcting and redundancy decoding operations for memory sub-systems","description":"Data stored on each of a set of memory components can be read. Corresponding data stored on a number of the set of memory components that cannot be decoded using an error correction code decoding oper","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-11281533","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-11281533","citation_suggestion":"Patentable. \"Hybrid iterative error correcting and redundancy decoding operations for memory sub-systems\" (US-11281533). https://patentable.app/patents/US-11281533","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-11281533","json":"https://patentable.app/api/llm-context/US-11281533","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T20:36:58.408Z"}