{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-11307632","patent":{"patent_number":"US-11307632","title":"Power disable of memory sub-system","assignee":null,"inventors":[],"filing_date":"2019-12-13T00:00:00.000Z","publication_date":"2022-04-19T00:00:00.000Z","cpc_codes":["G06F","G06F","G06F","G06F","G06F","G06F","G11C","G11C","G11C"],"num_claims":17,"abstract":"A system includes a memory device and a power disable circuit coupled to a bus connector and to power circuitry adapted to power on and off the memory device. A processing device is coupled to the bus connector, to the power disable circuit, and to the memory device. The processing device is to monitor a state of a power disable (PWDIS) signal of the bus connector while the PWDIS signal is at a first voltage level, and in response to the PWDIS signal transitioning to a second voltage level, determine whether a length of time for which the PWDIS signal has been at the second voltage level satisfies a threshold criterion. In response to the length of time for which the PWDIS signal has been at the second voltage level satisfying the threshold criterion, the processing device is to enable the power disable circuit with a general purpose input/output signal."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Power disable of memory sub-system","description":"A system includes a memory device and a power disable circuit coupled to a bus connector and to power circuitry adapted to power on and off the memory device. A processing device is coupled to the bus","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-11307632","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-11307632","citation_suggestion":"Patentable. \"Power disable of memory sub-system\" (US-11307632). https://patentable.app/patents/US-11307632","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-11307632","json":"https://patentable.app/api/llm-context/US-11307632","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T17:20:42.452Z"}