{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-11941292","patent":{"patent_number":"US-11941292","title":"Memory system and operating method thereof","assignee":null,"inventors":[],"filing_date":"2021-10-04T00:00:00.000Z","publication_date":"2024-03-26T00:00:00.000Z","cpc_codes":["G06F","G06F","G06F","G06F","G11C","G11C","G11C","G11C"],"num_claims":16,"abstract":"A memory system includes a host circuit and a memory circuit. The host circuit controls a bandwidth of a command-address signal based on data driving cycle information. The memory circuit performs an input/output operation based on the command-address signal."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Memory system and operating method thereof","description":"A memory system includes a host circuit and a memory circuit. The host circuit controls a bandwidth of a command-address signal based on data driving cycle information. The memory circuit performs an ","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-11941292","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-11941292","citation_suggestion":"Patentable. \"Memory system and operating method thereof\" (US-11941292). https://patentable.app/patents/US-11941292","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-11941292","json":"https://patentable.app/api/llm-context/US-11941292","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-31T13:45:45.866Z"}