{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-11941336","patent":{"patent_number":"US-11941336","title":"Three-dimensional FPGA with structure ASIC hardening capability","assignee":null,"inventors":[],"filing_date":"2021-11-10T00:00:00.000Z","publication_date":"2024-03-26T00:00:00.000Z","cpc_codes":["G06F","G06F","G06F"],"num_claims":19,"abstract":"Circuit devices include a first chip that includes functional blocks. A second chip has routing circuitry that provides configurable signal communications between functional blocks of the first chip and configuration memory that controls the routing circuitry and that further controls operation of the functional blocks of the first chip."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Three-dimensional FPGA with structure ASIC hardening capability","description":"Circuit devices include a first chip that includes functional blocks. A second chip has routing circuitry that provides configurable signal communications between functional blocks of the first chip a","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-11941336","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-11941336","citation_suggestion":"Patentable. \"Three-dimensional FPGA with structure ASIC hardening capability\" (US-11941336). https://patentable.app/patents/US-11941336","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-11941336","json":"https://patentable.app/api/llm-context/US-11941336","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-31T05:10:38.519Z"}