{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-11948656","patent":{"patent_number":"US-11948656","title":"Counter management for memory systems","assignee":null,"inventors":[],"filing_date":"2022-09-21T00:00:00.000Z","publication_date":"2024-04-02T00:00:00.000Z","cpc_codes":["G11C","G11C","G11C","G11C","G11C","G11C","G11C","G11C"],"num_claims":20,"abstract":"Methods, systems, and devices for counter management for memory systems are described. A memory system may include circuitry configured to test localized counters of the memory system, where the circuitry may be configured to test a set of memory cells storing a value of the counter. During testing, the memory system may activate a row of memory cells a quantity of times, and the circuitry may increment a test counter associated with a subset of the set of memory cells for each activation to determine whether the subset is associated with an error. If a flag generated by the circuitry indicating a test count does not match an expected value, there may be an error associated with the subset. The circuitry may be operable to configure one or more multiplexers to refrain from using the subset to store the value of the counter based on the flag."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Counter management for memory systems","description":"Methods, systems, and devices for counter management for memory systems are described. A memory system may include circuitry configured to test localized counters of the memory system, where the circu","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-11948656","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-11948656","citation_suggestion":"Patentable. \"Counter management for memory systems\" (US-11948656). https://patentable.app/patents/US-11948656","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-11948656","json":"https://patentable.app/api/llm-context/US-11948656","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-31T06:58:32.116Z"}