{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-11966736","patent":{"patent_number":"US-11966736","title":"Interconnect device for selectively accumulating read data and aggregating processing results transferred between a processor core and memory","assignee":null,"inventors":[],"filing_date":"2020-07-07T00:00:00.000Z","publication_date":"2024-04-23T00:00:00.000Z","cpc_codes":["G06F","G06F","G06F","G06F","G06F","G06F","G06N","G06N"],"num_claims":26,"abstract":"An interconnect device may include one or more hardware-implemented modules configured to: receive a command from a processing core; perform, based on the received command, an operation including either one or both of an accumulation of sets of data stored in a memory and an aggregation of results processed by the processing core; and provide a result of the performing of the operation."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Interconnect device for selectively accumulating read data and aggregating processing results transferred between a processor core and memory","description":"An interconnect device may include one or more hardware-implemented modules configured to: receive a command from a processing core; perform, based on the received command, an operation including eith","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-11966736","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-11966736","citation_suggestion":"Patentable. \"Interconnect device for selectively accumulating read data and aggregating processing results transferred between a processor core and memory\" (US-11966736). https://patentable.app/patents/US-11966736","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-11966736","json":"https://patentable.app/api/llm-context/US-11966736","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-31T12:48:08.261Z"}