{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-11967381","patent":{"patent_number":"US-11967381","title":"Semiconductor memory device","assignee":null,"inventors":[],"filing_date":"2021-10-06T00:00:00.000Z","publication_date":"2024-04-23T00:00:00.000Z","cpc_codes":["G11C","G11C","G11C","G11C","G11C","G11C","G11C","G11C"],"num_claims":12,"abstract":"A semiconductor memory device includes a memory cell array, a row decoder, a plurality of page buffers, and a voltage switching circuit. The memory cell array includes a plurality of memory cells. The row decoder is connected to the memory cell array through word lines. The plurality of page buffers are connected to the memory cell array through bit lines. The voltage switching circuit decodes an operation voltage and transmits the decoded operation voltage to the row decoder. The plurality of page buffers are formed in a first under cell region among first and second under cell regions, the first and second under cell regions being adjacent to each other in a first direction under the memory cell array. At least a portion of the voltage switching circuit is formed in an under slim region that is adjacent to the first under cell region and the second under cell region in a second direction."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Semiconductor memory device","description":"A semiconductor memory device includes a memory cell array, a row decoder, a plurality of page buffers, and a voltage switching circuit. The memory cell array includes a plurality of memory cells. The","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-11967381","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-11967381","citation_suggestion":"Patentable. \"Semiconductor memory device\" (US-11967381). https://patentable.app/patents/US-11967381","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-11967381","json":"https://patentable.app/api/llm-context/US-11967381","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-31T02:41:03.579Z"}