{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-11989497","patent":{"patent_number":"US-11989497","title":"Methods of designing layout of semiconductor device and methods for manufacturing semiconductor device using the same","assignee":null,"inventors":[],"filing_date":"2021-11-02T00:00:00.000Z","publication_date":"2024-05-21T00:00:00.000Z","cpc_codes":["G06F","G06F","B82Y","G06F","G06F"],"num_claims":11,"abstract":"A method of designing a layout of a semiconductor device, includes: preparing a standard cell library including information on standard cells; determining a layout of a common pattern region in consideration of a local layout effect based on the standard cell library; adding the common pattern region having a cell height that is identical to a cell height of each of the standard cells to opposite sides of one or more of the standard cells; and arranging the standard cells to share the common pattern region between at least one pair of adjacent ones of the standard cells."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Methods of designing layout of semiconductor device and methods for manufacturing semiconductor device using the same","description":"A method of designing a layout of a semiconductor device, includes: preparing a standard cell library including information on standard cells; determining a layout of a common pattern region in consid","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-11989497","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-11989497","citation_suggestion":"Patentable. \"Methods of designing layout of semiconductor device and methods for manufacturing semiconductor device using the same\" (US-11989497). https://patentable.app/patents/US-11989497","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-11989497","json":"https://patentable.app/api/llm-context/US-11989497","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-31T16:56:23.536Z"}