{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-11996290","patent":{"patent_number":"US-11996290","title":"Semiconductor structure, method for fabricating thereof, and method for fabricating semiconductor layout","assignee":null,"inventors":[],"filing_date":"2022-03-29T00:00:00.000Z","publication_date":"2024-05-28T00:00:00.000Z","cpc_codes":["H01L","H01L","H01L","H01L","H01L","H01L","H01L"],"num_claims":10,"abstract":"A semiconductor structure, including a plurality of connection patterns disposed on the substrate, and a merged pattern disposed between adjacent two of the connection patterns, wherein the merged pattern includes a first outer line, a central line and a second outer line sequentially arranged along a first direction and connected with each other, and an end surface of the first outer line, an end surface of the central line and an end surface of the second outer line are misaligned along the first direction."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Semiconductor structure, method for fabricating thereof, and method for fabricating semiconductor layout","description":"A semiconductor structure, including a plurality of connection patterns disposed on the substrate, and a merged pattern disposed between adjacent two of the connection patterns, wherein the merged pat","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-11996290","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-11996290","citation_suggestion":"Patentable. \"Semiconductor structure, method for fabricating thereof, and method for fabricating semiconductor layout\" (US-11996290). https://patentable.app/patents/US-11996290","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-11996290","json":"https://patentable.app/api/llm-context/US-11996290","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-31T03:12:29.064Z"}