{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-8464134","patent":{"patent_number":"US-8464134","title":"Method and apparatus for error correction according to erase counts of a solid-state memory","assignee":null,"inventors":[],"filing_date":"2009-05-06T00:00:00.000Z","publication_date":"2013-06-11T00:00:00.000Z","cpc_codes":["G06F"],"num_claims":15,"abstract":"Embodiments of the present invention relate to methods and devices where an erase count is maintained for at least one block of solid state memory. Errors are corrected in data read from the solid state memory in accordance with the associated erase count of the memory block. In some embodiments, one or more of the following error-correction operations may be effected according to the associated erase count of a memory block from which the data is read: (i) a decoder and/or decoder mode is selected; (ii) a decision to attempt correcting errors using a lighter-weight weight decoder (mode) and/or heavier weight decoder (mode) and/or faster decoder (mode) and/or slower decoder (mode) is made; (iii) a mode transition and/or error correction attempt resource budget is determined; (iv) a number of soft bits is determined; and (v) a decoding bus width size is selected."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Method and apparatus for error correction according to erase counts of a solid-state memory","description":"Embodiments of the present invention relate to methods and devices where an erase count is maintained for at least one block of solid state memory. Errors are corrected in data read from the solid sta","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-8464134","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-8464134","citation_suggestion":"Patentable. \"Method and apparatus for error correction according to erase counts of a solid-state memory\" (US-8464134). https://patentable.app/patents/US-8464134","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-8464134","json":"https://patentable.app/api/llm-context/US-8464134","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T16:19:16.006Z"}