{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-8488391","patent":{"patent_number":"US-8488391","title":"Memory chip with buffer controlled based upon the last address cycle","assignee":null,"inventors":[],"filing_date":"2011-04-05T00:00:00.000Z","publication_date":"2013-07-16T00:00:00.000Z","cpc_codes":["G11C","G11C","G11C","G11C"],"num_claims":16,"abstract":"A memory chip includes: a memory region; a chip determining unit configured to perform a chip determination, in writing operation, to determine whether or not the memory region is a writing target on the basis of an inputted address of writing destination, and to output a determination result of the chip determination; an address-cycle identifying unit configured to detect a final cycle of the address of writing destination, and to output a detection result at a timing before the output of the determination result; and a buffer controller configured to switch an input buffer from one state to another on the basis of the determination result, wherein the buffer controller keeps the input buffer in an active state irrespective of the determination result of the chip determination while the address-cycle identifying unit is outputting the detection result."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Memory chip with buffer controlled based upon the last address cycle","description":"A memory chip includes: a memory region; a chip determining unit configured to perform a chip determination, in writing operation, to determine whether or not the memory region is a writing target on ","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-8488391","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-8488391","citation_suggestion":"Patentable. \"Memory chip with buffer controlled based upon the last address cycle\" (US-8488391). https://patentable.app/patents/US-8488391","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-8488391","json":"https://patentable.app/api/llm-context/US-8488391","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-31T21:12:00.539Z"}