{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-8497970","patent":{"patent_number":"US-8497970","title":"Array structure having thin film transistor and connecting structure for gate line charging and manufacturing method thereof","assignee":null,"inventors":[],"filing_date":"2011-05-11T00:00:00.000Z","publication_date":"2013-07-30T00:00:00.000Z","cpc_codes":["G02F","G02F"],"num_claims":14,"abstract":"An array substrate comprises: a base substrate; a display area comprising gate lines and data lines formed on the base substrate, wherein a pixel electrode and a first thin film transistor are formed in each of pixel units defined by the gate lines and the data lines which are crossed with each other, and the gate lines comprises a first gate line and a second gate line; and a dummy area which is at the periphery of the display area, which comprises a second thin film transistor and a connecting structure for each gate line, wherein the first gate line and the second gate line are connected with each other through the second thin film transistor and the connecting structure for the first gate line."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Array structure having thin film transistor and connecting structure for gate line charging and manufacturing method thereof","description":"An array substrate comprises: a base substrate; a display area comprising gate lines and data lines formed on the base substrate, wherein a pixel electrode and a first thin film transistor are formed ","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-8497970","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-8497970","citation_suggestion":"Patentable. \"Array structure having thin film transistor and connecting structure for gate line charging and manufacturing method thereof\" (US-8497970). https://patentable.app/patents/US-8497970","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-8497970","json":"https://patentable.app/api/llm-context/US-8497970","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T21:44:50.905Z"}