{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-8510547","patent":{"patent_number":"US-8510547","title":"Power reduction for system on chip","assignee":null,"inventors":[],"filing_date":"2011-06-24T00:00:00.000Z","publication_date":"2013-08-13T00:00:00.000Z","cpc_codes":["G06F","G06F","G06F"],"num_claims":12,"abstract":"Disclosed herein are SOC devices with peripheral units having power management logic."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Power reduction for system on chip","description":"Disclosed herein are SOC devices with peripheral units having power management logic.","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-8510547","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-8510547","citation_suggestion":"Patentable. \"Power reduction for system on chip\" (US-8510547). https://patentable.app/patents/US-8510547","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-8510547","json":"https://patentable.app/api/llm-context/US-8510547","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T22:13:00.102Z"}