{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-8510700","patent":{"patent_number":"US-8510700","title":"Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing","assignee":null,"inventors":[],"filing_date":"2012-02-09T00:00:00.000Z","publication_date":"2013-08-13T00:00:00.000Z","cpc_codes":["G06F","G06F","G06F","G06F"],"num_claims":89,"abstract":"A method and apparatus for camouflaging an application specific integrated circuit (ASIC), wherein the ASIC comprises a plurality of interconnected functional logic is disclosed. The method adds functionally inert elements to the logical description or provides alternative definitions of standard logical cells to make it difficult for reverse engineering programs to be used to discover the circuit's function. Additionally, post processing may be performed on GDS layers to provide a realistic fill of the empty space so as to resemble structural elements found in a functional circuit."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing","description":"A method and apparatus for camouflaging an application specific integrated circuit (ASIC), wherein the ASIC comprises a plurality of interconnected functional logic is disclosed. The method adds funct","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-8510700","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-8510700","citation_suggestion":"Patentable. \"Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing\" (US-8510700). https://patentable.app/patents/US-8510700","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-8510700","json":"https://patentable.app/api/llm-context/US-8510700","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T14:24:23.795Z"}