{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-8516197","patent":{"patent_number":"US-8516197","title":"Write-through cache optimized for dependence-free parallel regions","assignee":null,"inventors":[],"filing_date":"2011-02-11T00:00:00.000Z","publication_date":"2013-08-20T00:00:00.000Z","cpc_codes":["G06F"],"num_claims":11,"abstract":"An apparatus, method and computer program product for improving performance of a parallel computing system. A first hardware local cache controller associated with a first local cache memory device of a first processor detects an occurrence of a false sharing of a first cache line by a second processor running the program code and allows the false sharing of the first cache line by the second processor. The false sharing of the first cache line occurs upon updating a first portion of the first cache line in the first local cache memory device by the first hardware local cache controller and subsequent updating a second portion of the first cache line in a second local cache memory device by a second hardware local cache controller."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Write-through cache optimized for dependence-free parallel regions","description":"An apparatus, method and computer program product for improving performance of a parallel computing system. A first hardware local cache controller associated with a first local cache memory device of","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-8516197","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-8516197","citation_suggestion":"Patentable. \"Write-through cache optimized for dependence-free parallel regions\" (US-8516197). https://patentable.app/patents/US-8516197","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-8516197","json":"https://patentable.app/api/llm-context/US-8516197","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T18:02:32.463Z"}