{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-8520422","patent":{"patent_number":"US-8520422","title":"Semiconductor modules and signal line layout methods thereof","assignee":null,"inventors":[],"filing_date":"2010-05-06T00:00:00.000Z","publication_date":"2013-08-27T00:00:00.000Z","cpc_codes":["G11C"],"num_claims":19,"abstract":"A memory module and a layout method of the memory module. The memory module includes memory devices connected to corresponding tabs through corresponding damping resistors formed on a printed circuit board and includes a first signal line group in a first region between the memory devices and the damping resistors and a second signal line group in a second region between the corresponding damping resistors and the connecting terminals."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Semiconductor modules and signal line layout methods thereof","description":"A memory module and a layout method of the memory module. The memory module includes memory devices connected to corresponding tabs through corresponding damping resistors formed on a printed circuit ","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-8520422","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-8520422","citation_suggestion":"Patentable. \"Semiconductor modules and signal line layout methods thereof\" (US-8520422). https://patentable.app/patents/US-8520422","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-8520422","json":"https://patentable.app/api/llm-context/US-8520422","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T17:15:22.080Z"}