{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-8520724","patent":{"patent_number":"US-8520724","title":"Pipelining and sub-rate operation for memory links","assignee":null,"inventors":[],"filing_date":"2012-08-31T00:00:00.000Z","publication_date":"2013-08-27T00:00:00.000Z","cpc_codes":["H04L"],"num_claims":7,"abstract":"A method for sending data to a memory chip includes receiving data at a data transmitter disposed on a memory hub chip, applying Tomlinson-Harashima precoding (THP) equalization to the data prior to transmitting the data; and transmitting the data from the transmitter to a memory chip."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Pipelining and sub-rate operation for memory links","description":"A method for sending data to a memory chip includes receiving data at a data transmitter disposed on a memory hub chip, applying Tomlinson-Harashima precoding (THP) equalization to the data prior to t","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-8520724","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-8520724","citation_suggestion":"Patentable. \"Pipelining and sub-rate operation for memory links\" (US-8520724). https://patentable.app/patents/US-8520724","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-8520724","json":"https://patentable.app/api/llm-context/US-8520724","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-05-30T16:17:57.337Z"}