{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9588572","patent":{"patent_number":"US-9588572","title":"Multi-core processor having control unit that generates interrupt requests to all cores in response to synchronization condition","assignee":null,"inventors":[],"filing_date":"2014-05-19T00:00:00.000Z","publication_date":"2017-03-07T00:00:00.000Z","cpc_codes":["G06F","G06F","G06F","G06F","G06F","G06F","G06F","G06F","G06F","G06F","G06F","G06F","G06F","G06F","G06F"],"num_claims":18,"abstract":"A microprocessor includes a plurality of processing cores, each comprising a respective interrupt request input and a control unit configured to receive a respective synchronization request from each of the plurality of processing cores. The control unit is configured to generate an interrupt request to all of the plurality of processing cores on their respective interrupt request inputs in response to detecting that the control unit has received the respective synchronization request from all of the plurality of processing cores."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Multi-core processor having control unit that generates interrupt requests to all cores in response to synchronization condition","description":"A microprocessor includes a plurality of processing cores, each comprising a respective interrupt request input and a control unit configured to receive a respective synchronization request from each ","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9588572","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9588572","citation_suggestion":"Patentable. \"Multi-core processor having control unit that generates interrupt requests to all cores in response to synchronization condition\" (US-9588572). https://patentable.app/patents/US-9588572","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9588572","json":"https://patentable.app/api/llm-context/US-9588572","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T06:41:32.223Z"}