{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9589668","patent":{"patent_number":"US-9589668","title":"Semiconductor memory device for performing test operation of circuits related to repair scheme and operating method thereof","assignee":null,"inventors":[],"filing_date":"2014-12-16T00:00:00.000Z","publication_date":"2017-03-07T00:00:00.000Z","cpc_codes":["G11C","G11C","G11C","G11C","G11C","G11C","G11C","G11C","G11C"],"num_claims":18,"abstract":"A semiconductor memory device includes a memory cell array including a plurality of word lines; a repair fuse section programmed with one or more repair-target addresses and fuse enable information; an address generation section suitable for generating test addresses during a test operation, corresponding to the word lines based on the repair-target addresses and the fuse enable information; and a word line control section suitable for selectively activating the word lines based on the test addresses."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Semiconductor memory device for performing test operation of circuits related to repair scheme and operating method thereof","description":"A semiconductor memory device includes a memory cell array including a plurality of word lines; a repair fuse section programmed with one or more repair-target addresses and fuse enable information; a","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9589668","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9589668","citation_suggestion":"Patentable. \"Semiconductor memory device for performing test operation of circuits related to repair scheme and operating method thereof\" (US-9589668). https://patentable.app/patents/US-9589668","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9589668","json":"https://patentable.app/api/llm-context/US-9589668","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T06:08:56.986Z"}