{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9594486","patent":{"patent_number":"US-9594486","title":"Processor architecture using a RISC processor and multiple adjunct processors","assignee":null,"inventors":[],"filing_date":"2014-11-19T00:00:00.000Z","publication_date":"2017-03-14T00:00:00.000Z","cpc_codes":["G06T","G06F","G06F","G06F","G06F","G06F","G06F","G06T","G09G","H04L","H04L","H04W","H04W","H04W","H04W","H04W","G06F","G06F","G06F","H04L","H04W"],"num_claims":20,"abstract":"A method for processing data comprising activating a reduced instruction set processor. Activating a basic input output system of the reduced instruction set processor. Activating a multiple boot loader of the reduced instruction set processor after the basic input output system has been activated. Activating a hardware abstraction layer of the reduced instruction set processor after the multiple boot loader has been activated. Activating a plurality of processors coupled to the reduced instruction set processor. Activating a common language infrastructure of the reduced instruction set processor. Synchronizing a dynamic link library of each of the plurality of processors with a common language infrastructure of the reduced instruction set processor."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Processor architecture using a RISC processor and multiple adjunct processors","description":"A method for processing data comprising activating a reduced instruction set processor. Activating a basic input output system of the reduced instruction set processor. Activating a multiple boot load","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9594486","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9594486","citation_suggestion":"Patentable. \"Processor architecture using a RISC processor and multiple adjunct processors\" (US-9594486). https://patentable.app/patents/US-9594486","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9594486","json":"https://patentable.app/api/llm-context/US-9594486","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T09:52:41.444Z"}