{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9600240","patent":{"patent_number":"US-9600240","title":"Trailing or leading zero counter having parallel and combinational logic","assignee":null,"inventors":[],"filing_date":"2016-07-25T00:00:00.000Z","publication_date":"2017-03-21T00:00:00.000Z","cpc_codes":["G06F","G06F"],"num_claims":10,"abstract":"A trailing/leading zero counter includes a plurality of hardware logic blocks, each of which calculates one bit of the output value (i.e. the number of trailing/leading zeros depending on whether it is a trailing/leading zero counter). Each hardware logic block includes two blocks of section hardware logic which each receive a section of an input string and generate one or two outputs from this section of bits. Combining logic then combines the outputs of the section hardware logic to generate the bit of the output value. For hardware logic blocks which calculate bits other than the least significant bit of the output, the hardware logic blocks also include one or more OR reduction stages which reduces the length of the input string by pairwise combining of bits using OR gates before the resultant string is divided into two sections and input to the section hardware logic."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Trailing or leading zero counter having parallel and combinational logic","description":"A trailing/leading zero counter includes a plurality of hardware logic blocks, each of which calculates one bit of the output value (i.e. the number of trailing/leading zeros depending on whether it i","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9600240","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9600240","citation_suggestion":"Patentable. \"Trailing or leading zero counter having parallel and combinational logic\" (US-9600240). https://patentable.app/patents/US-9600240","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9600240","json":"https://patentable.app/api/llm-context/US-9600240","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T08:22:40.863Z"}