{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9619356","patent":{"patent_number":"US-9619356","title":"Detection of hardware errors using periodically synchronized redundant transactions and comparing results from cores of a multi-core processor","assignee":null,"inventors":[],"filing_date":"2015-12-09T00:00:00.000Z","publication_date":"2017-04-11T00:00:00.000Z","cpc_codes":["G06F","G06F","G06F","G06F","G06F","G06F","G06F","G06F"],"num_claims":7,"abstract":"A method for detecting errors in hardware including running a transaction on a plurality of cores, wherein each of the cores runs a respective copy of the transaction, periodically synchronizing the transaction on the cores throughout execution of the transaction, comparing results of the transaction on the cores, and determining an error in one or more of the cores."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Detection of hardware errors using periodically synchronized redundant transactions and comparing results from cores of a multi-core processor","description":"A method for detecting errors in hardware including running a transaction on a plurality of cores, wherein each of the cores runs a respective copy of the transaction, periodically synchronizing the t","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9619356","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9619356","citation_suggestion":"Patentable. \"Detection of hardware errors using periodically synchronized redundant transactions and comparing results from cores of a multi-core processor\" (US-9619356). https://patentable.app/patents/US-9619356","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9619356","json":"https://patentable.app/api/llm-context/US-9619356","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T06:08:30.455Z"}