{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9639366","patent":{"patent_number":"US-9639366","title":"Techniques for managing graphics processing resources in a tile-based architecture","assignee":null,"inventors":[],"filing_date":"2013-10-03T00:00:00.000Z","publication_date":"2017-05-02T00:00:00.000Z","cpc_codes":["G06T","G06F","G06F","G06F","G06F","G06T","G06T","G06T","G06T","G06T","G06T","G09G","G09G","G06F"],"num_claims":20,"abstract":"One embodiment of the present invention sets forth a technique for managing buffer table entries in a tile-based architecture. The technique includes binding a plurality of shader registers to a buffer table entry. The technique further includes processing at least one tile by reading a buffer table index stored in the shader register to access the buffer table entry, reading a buffer address stored in the buffer table entry, accessing data associated with the buffer address, and unbinding the shader register from the buffer table entry. The technique further includes determining that none of the shader registers is still bound to the buffer table entry and, in response, causing a release packet to be inserted into an instruction stream. The technique further includes determining that a last tile has been processed and, in response, transmitting the release packet to cause the buffer table entry to be released."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Techniques for managing graphics processing resources in a tile-based architecture","description":"One embodiment of the present invention sets forth a technique for managing buffer table entries in a tile-based architecture. The technique includes binding a plurality of shader registers to a buffe","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9639366","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9639366","citation_suggestion":"Patentable. \"Techniques for managing graphics processing resources in a tile-based architecture\" (US-9639366). https://patentable.app/patents/US-9639366","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9639366","json":"https://patentable.app/api/llm-context/US-9639366","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T13:15:57.902Z"}