{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9659627","patent":{"patent_number":"US-9659627","title":"Semiconductor apparatus capable of preventing refresh error and memory system using the same","assignee":null,"inventors":[],"filing_date":"2016-03-21T00:00:00.000Z","publication_date":"2017-05-23T00:00:00.000Z","cpc_codes":["G11C","G11C","G11C","G11C","G11C","G11C","G11C"],"num_claims":12,"abstract":"A semiconductor apparatus includes a plurality of memory banks configured to perform a refresh operation in response to an address count value and row active signals; a refresh control block configured to update refresh bank informations which define a bank designated to perform the refresh operation in response to a refresh command and bank addresses, and activate a count control signal in response to the refresh bank informations; and a counter configured to change the address count value in response to activation of the count control signal."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Semiconductor apparatus capable of preventing refresh error and memory system using the same","description":"A semiconductor apparatus includes a plurality of memory banks configured to perform a refresh operation in response to an address count value and row active signals; a refresh control block configure","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9659627","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9659627","citation_suggestion":"Patentable. \"Semiconductor apparatus capable of preventing refresh error and memory system using the same\" (US-9659627). https://patentable.app/patents/US-9659627","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9659627","json":"https://patentable.app/api/llm-context/US-9659627","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T06:23:25.333Z"}