{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9667425","patent":{"patent_number":"US-9667425","title":"Methods, apparatus, and systems for secure demand paging and other paging operations for processor devices","assignee":null,"inventors":[],"filing_date":"2014-08-13T00:00:00.000Z","publication_date":"2017-05-30T00:00:00.000Z","cpc_codes":["G06F","G06F","G06F","G06F","G06F","G06F","G06F","G06F","H04L","H04L","H04L","H04L","H04W","H04W","G06F","G06F","G06F","G06F","G06F","G06F","H04L"],"num_claims":56,"abstract":"A secure demand paging system includes a processor operable for executing instructions, an internal memory for a first page in a first virtual machine context, an external memory for a second page in a second virtual machine context, and a security circuit coupled to the processor and to the internal memory for maintaining the first page secure in the internal memory. The processor is operable to execute sets of instructions representing: a central controller, an abort handler coupled to supply to the central controller at least one signal representing a page fault by an instruction in the processor, a scavenger responsive to the central controller and operable to identify the first page as a page to free, a virtual machine context switcher responsive to the central controller to change from the first virtual machine context to the second virtual machine context; and a swapper manager operable to swap in the second page from the external memory with decryption and integrity check, to the internal memory in place of the first page."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Methods, apparatus, and systems for secure demand paging and other paging operations for processor devices","description":"A secure demand paging system includes a processor operable for executing instructions, an internal memory for a first page in a first virtual machine context, an external memory for a second page in ","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9667425","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9667425","citation_suggestion":"Patentable. \"Methods, apparatus, and systems for secure demand paging and other paging operations for processor devices\" (US-9667425). https://patentable.app/patents/US-9667425","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9667425","json":"https://patentable.app/api/llm-context/US-9667425","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T13:37:57.700Z"}