{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9667985","patent":{"patent_number":"US-9667985","title":"Sweep dependency based graphics processing unit block scheduling","assignee":null,"inventors":[],"filing_date":"2015-08-20T00:00:00.000Z","publication_date":"2017-05-30T00:00:00.000Z","cpc_codes":["H04N","G06F","G06T","G09G","H04N","H04N","H04N","H04N","H04N"],"num_claims":20,"abstract":"An apparatus includes a central processing unit and a parallel processing unit. The parallel processing unit generally includes an array of software-configurable general purpose processors, a globally shared memory, and a shared memory. Each of the software-configurable general purpose processors in the array of software-configurable general purpose processors generally has access to the globally shared memory to execute one or more portions of a decoding program. The shared memory is accessible by the central processing unit to program the shared memory with a schedule describing which of the one or more portions of the decoding program are to be executed by each of the software-configurable general purpose processors."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Sweep dependency based graphics processing unit block scheduling","description":"An apparatus includes a central processing unit and a parallel processing unit. The parallel processing unit generally includes an array of software-configurable general purpose processors, a globally","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9667985","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9667985","citation_suggestion":"Patentable. \"Sweep dependency based graphics processing unit block scheduling\" (US-9667985). https://patentable.app/patents/US-9667985","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9667985","json":"https://patentable.app/api/llm-context/US-9667985","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T06:23:33.103Z"}