{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9679907","patent":{"patent_number":"US-9679907","title":"Three-dimensional memory device with charge-trapping-free gate dielectric for top select gate electrode and method of making thereof","assignee":null,"inventors":[],"filing_date":"2016-02-29T00:00:00.000Z","publication_date":"2017-06-13T00:00:00.000Z","cpc_codes":["H01L","H01L"],"num_claims":18,"abstract":"A portion of a charge trapping layer adjacent to a select drain gate electrode can be removed employing a differential-rate etch process that provides an accelerated etch rate to a doped portion with respect to an undoped portion. If a silicon nitride layer is employed as the charge trapping layer, then angled ion implantation of boron atoms to an upper portion of the silicon nitride layer can increase the etch rate of the boron-doped portion of the silicon nitride layer in phosphoric acid. The charge trapping layer is etched back such that a remaining portion of the charge trapping layer can be present only at levels of control gate electrodes, and absent at each level of select drain gate electrodes. Threshold voltage shift for the select drain gate electrodes can be eliminated or reduced by removal of the charge trapping layer at each level of the select drain gate electrodes."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Three-dimensional memory device with charge-trapping-free gate dielectric for top select gate electrode and method of making thereof","description":"A portion of a charge trapping layer adjacent to a select drain gate electrode can be removed employing a differential-rate etch process that provides an accelerated etch rate to a doped portion with ","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9679907","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9679907","citation_suggestion":"Patentable. \"Three-dimensional memory device with charge-trapping-free gate dielectric for top select gate electrode and method of making thereof\" (US-9679907). https://patentable.app/patents/US-9679907","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9679907","json":"https://patentable.app/api/llm-context/US-9679907","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T14:24:48.598Z"}