{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9704580","patent":{"patent_number":"US-9704580","title":"Integrated erase voltage path for multiple cell substrates in nonvolatile memory devices","assignee":null,"inventors":[],"filing_date":"2013-03-14T00:00:00.000Z","publication_date":"2017-07-11T00:00:00.000Z","cpc_codes":["G11C","G11C"],"num_claims":16,"abstract":"A non-volatile memory device using existing row decoding circuitry to selectively provide a global erase voltage to at least one selected memory block in order to facilitate erasing of all the non-volatile memory cells of the at least one selected memory block. More specifically, the erase voltage is coupled to the cell body or substrate of memory cells of the at least one selected memory block, where the cell body is electrically isolated from the cell body of non-volatile memory cells in at least one other memory block. By integrating the erase voltage path with the existing row decoding circuitry used to drive row signals for a selected memory block, no additional decoding logic or circuitry is required for providing the erase voltage to the at least one selected memory block."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Integrated erase voltage path for multiple cell substrates in nonvolatile memory devices","description":"A non-volatile memory device using existing row decoding circuitry to selectively provide a global erase voltage to at least one selected memory block in order to facilitate erasing of all the non-vol","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9704580","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9704580","citation_suggestion":"Patentable. \"Integrated erase voltage path for multiple cell substrates in nonvolatile memory devices\" (US-9704580). https://patentable.app/patents/US-9704580","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9704580","json":"https://patentable.app/api/llm-context/US-9704580","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T07:14:03.840Z"}