{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9715564","patent":{"patent_number":"US-9715564","title":"Scalable and automated identification of unobservability causality in logic optimization flows","assignee":null,"inventors":[],"filing_date":"2015-10-28T00:00:00.000Z","publication_date":"2017-07-25T00:00:00.000Z","cpc_codes":["G06F"],"num_claims":20,"abstract":"A method for performing redundancy identification in an integrated circuit design. An optimized gate in a logic circuit is identified. A first netlist with a representation of the logic circuit is generated. An error is induced on the optimized gate. A second netlist is generated from a copy of the first netlist incorporating changes based on the error. Fan-out boundaries of the logic circuit are propagated for the first and second netlists. A redundancy report representing optimization steps performed to obtain the original logic circuit is analyzed to identify which steps are adequate to cause unobservability of the optimized gate. This is done by representing the optimization steps as constraints over the first and second netlists. Responsive to the error becoming undetectable under the constraints derived from the redundancy report, a minimal set of reductions is identified from the first netlist as the reason for unobservability of the optimized gate."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Scalable and automated identification of unobservability causality in logic optimization flows","description":"A method for performing redundancy identification in an integrated circuit design. An optimized gate in a logic circuit is identified. A first netlist with a representation of the logic circuit is gen","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9715564","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9715564","citation_suggestion":"Patentable. \"Scalable and automated identification of unobservability causality in logic optimization flows\" (US-9715564). https://patentable.app/patents/US-9715564","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9715564","json":"https://patentable.app/api/llm-context/US-9715564","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T14:39:12.430Z"}