{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9739833","patent":{"patent_number":"US-9739833","title":"Scan chain for memory sequential test","assignee":null,"inventors":[],"filing_date":"2015-10-05T00:00:00.000Z","publication_date":"2017-08-22T00:00:00.000Z","cpc_codes":["G11C","G11C"],"num_claims":19,"abstract":"A method for constructing a scan chain for a memory sequential test, including determining an input boundary register of the memory; determining a number N of test vectors required according to the type of the memory input pins to which the input boundary register is connected; arranging the scan chain based on the number N, such that in the scan chain, upstream of the input boundary register and immediately adjacent to the input boundary register, there are at least (N−1) continuous non-boundary registers; and setting control signals of the input boundary register and the (N−1) non-boundary registers to make them receive scan test input as test vectors under memory sequential test mode."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Scan chain for memory sequential test","description":"A method for constructing a scan chain for a memory sequential test, including determining an input boundary register of the memory; determining a number N of test vectors required according to the ty","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9739833","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9739833","citation_suggestion":"Patentable. \"Scan chain for memory sequential test\" (US-9739833). https://patentable.app/patents/US-9739833","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9739833","json":"https://patentable.app/api/llm-context/US-9739833","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T05:59:47.438Z"}