{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9753652","patent":{"patent_number":"US-9753652","title":"Memory controller, data storage device, and memory control method","assignee":null,"inventors":[],"filing_date":"2013-08-20T00:00:00.000Z","publication_date":"2017-09-05T00:00:00.000Z","cpc_codes":["G06F","G06F","G06F","G06F","G06F","G06F","G06F","G06F","G06F","G06F"],"num_claims":11,"abstract":"To reduce deterioration of non-volatile memory and write data at higher speed, writing data is stored in a ReRAM when a page utilization rate R is lower than a threshold Rth1 and/or the writing data is frequently-rewritten data. With an empty space Semp2 in the ReRAM being less than a threshold Sth (step S110), when the data in the ReRAM is infrequently-rewritten data and the page utilization rate R obtained if target data is stored in a flash memory 22 is equal to or higher than a threshold value Rth3 (steps S120 and S130), data of logical sectors contained in N logical page addresses stored in a transfer list is read from the ReRAM to be written to the flash memory (steps S140 to S160). These steps reduce deterioration of the flash memory and allow higher data writing."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Memory controller, data storage device, and memory control method","description":"To reduce deterioration of non-volatile memory and write data at higher speed, writing data is stored in a ReRAM when a page utilization rate R is lower than a threshold Rth1 and/or the writing data i","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9753652","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9753652","citation_suggestion":"Patentable. \"Memory controller, data storage device, and memory control method\" (US-9753652). https://patentable.app/patents/US-9753652","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9753652","json":"https://patentable.app/api/llm-context/US-9753652","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T10:14:54.822Z"}