{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9806070","patent":{"patent_number":"US-9806070","title":"Semiconductor device layout, memory device layout, and method of manufacturing semiconductor device","assignee":null,"inventors":[],"filing_date":"2015-01-16T00:00:00.000Z","publication_date":"2017-10-31T00:00:00.000Z","cpc_codes":["H01L","H01L","H01L","H01L"],"num_claims":20,"abstract":"A layout of a semiconductor device includes active area regions, gate electrodes crossing the plurality of active area regions, spacers along sides of the corresponding plurality of gate electrodes, a first contact patterning region, a second contact patterning region, and a contact area. The first contact patterning region overlaps at least one active area region among the plurality of active area regions, at least one gate electrode among the plurality of gate electrodes, and at least one spacer among the plurality of spacers, the at least one spacer corresponding to the at least one gate electrode. The second contact patterning region overlaps a portion of the first contact patterning region. The contact area overlaps the at least one active area region. A boundary of the contact area is defined by boundaries of the first contact patterning region, the second contact patterning region and the at least one spacer."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Semiconductor device layout, memory device layout, and method of manufacturing semiconductor device","description":"A layout of a semiconductor device includes active area regions, gate electrodes crossing the plurality of active area regions, spacers along sides of the corresponding plurality of gate electrodes, a","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9806070","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9806070","citation_suggestion":"Patentable. \"Semiconductor device layout, memory device layout, and method of manufacturing semiconductor device\" (US-9806070). https://patentable.app/patents/US-9806070","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9806070","json":"https://patentable.app/api/llm-context/US-9806070","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T07:27:30.930Z"}