{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9817759","patent":{"patent_number":"US-9817759","title":"Multi-core CPU system for adjusting L2 cache character, method thereof, and devices having the same","assignee":null,"inventors":[],"filing_date":"2014-07-24T00:00:00.000Z","publication_date":"2017-11-14T00:00:00.000Z","cpc_codes":["G06F","G06F","G06F","G06F","G06F"],"num_claims":14,"abstract":"A multi-core CPU system includes a shared L2 cache, an access control logic circuit, a plurality of cores, each core configured to access the shared L2 cache through the access control logic circuit, and a size adjusting circuit configured to adjust a size of the shared L2 cache in response to an indication signal that indicates a number of operation cores among the plurality of cores."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"Multi-core CPU system for adjusting L2 cache character, method thereof, and devices having the same","description":"A multi-core CPU system includes a shared L2 cache, an access control logic circuit, a plurality of cores, each core configured to access the shared L2 cache through the access control logic circuit, ","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9817759","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9817759","citation_suggestion":"Patentable. \"Multi-core CPU system for adjusting L2 cache character, method thereof, and devices having the same\" (US-9817759). https://patentable.app/patents/US-9817759","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9817759","json":"https://patentable.app/api/llm-context/US-9817759","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T08:24:04.135Z"}