{"schema_version":"1.0","canonical_url":"https://patentable.app/patents/US-9818169","patent":{"patent_number":"US-9818169","title":"On-chip upscaling and downscaling in a camera architecture","assignee":null,"inventors":[],"filing_date":"2017-05-26T00:00:00.000Z","publication_date":"2017-11-14T00:00:00.000Z","cpc_codes":["G06T","G06T","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N","H04N"],"num_claims":20,"abstract":"An image capture accelerator performs accelerated processing of image data. In one embodiment, the image capture accelerator includes accelerator circuitry including a pre-processing engine and a compression engine. The pre-processing engine is configured to perform accelerated processing on received image data, and the compression engine is configured to compress processed image data received from the pre-processing engine. In one embodiment, the image capture accelerator further includes a demultiplexer configured to receive image data captured by an image sensor array implemented within, for example, an image sensor chip. The demultiplexer may output the received image data to an image signal processor when the image data is captured by the image sensor array in a standard capture mode, and may output the received image data to the accelerator circuitry when the image data is captured by the image sensor array in an accelerated capture mode."},"analysis":{"summary":null,"layman_explanation":null,"technical_analysis":null,"business_analysis":null,"faqs":null,"topics":[],"tech_cluster":null},"seo":{"title":"On-chip upscaling and downscaling in a camera architecture","description":"An image capture accelerator performs accelerated processing of image data. In one embodiment, the image capture accelerator includes accelerator circuitry including a pre-processing engine and a comp","keywords":[]},"attribution":{"source":"Patentable","source_url":"https://patentable.app","canonical_url":"https://patentable.app/patents/US-9818169","license":"CC-BY-4.0-like","license_terms":"AI-generated analysis on this page (summary, layman_explanation, technical_analysis, business_analysis, faqs) may be reused with attribution and a visible link back to the canonical URL above. Patent abstracts, claims, and bibliographic data are USPTO public domain.","required_link":"https://patentable.app/patents/US-9818169","citation_suggestion":"Patentable. \"On-chip upscaling and downscaling in a camera architecture\" (US-9818169). https://patentable.app/patents/US-9818169","copyright_holder":"Nomic Interactive Technology LLC"},"links":{"html":"https://patentable.app/patents/US-9818169","json":"https://patentable.app/api/llm-context/US-9818169","site":"https://patentable.app","llms_txt":"https://patentable.app/llms.txt"},"generated_at":"2026-06-06T09:32:00.638Z"}