10027566

Simulation and Verification System and Method

PublishedJuly 17, 2018
Assigneenot available in USPTO data we have
Technical Abstract

Patent Claims
8 claims

Legal claims defining the scope of protection, as filed with the USPTO.

1

1. A method of system simulation and verification, said method comprising: requesting a token for inter-bus communications from an interoperability server; receiving a requested token at a sending node on a first protocol bus responsive to said request; sending communications over said first protocol bus to said interoperability server; forwarding said communications from said interoperability server to one or more receiving node; returning results from each receiving node to said interoperability server; yielding said token, wherein another token request is precluded until said token is yielded; wherein said returning results comprises; sending a pre-acknowledge from said receiving node to said interoperability server responsive to said forwarded communications; and waiting for a post-acknowledge from said receiving node; said results being returned from said interoperability server to said sending node responsive to said interoperability server receiving said post-acknowledge; wherein a timeout occurs whenever said interoperability server fails to receive said pre-acknowledge or said post-acknowledge within a selected time; wherein said forwarded communications are directed to a plurality of receiving nodes, and after receiving a first said post-acknowledge, returning results further comprises: sending another pre-acknowledge from another said receiving node to said interoperability server responsive to said first post-acknowledge; waiting for another post-acknowledge from said other receiving node; and returning to sending another pre-acknowledge until receiving a pre-acknowledge from the last said receiving node or until said interoperability server fails to receive said pre-acknowledge from said last receiving node, said results being returned from said interoperability server responsive to said interoperability server receiving the last said post-acknowledge or said last receiving node times out.

2

2. A method as in claim 1 , wherein said interoperability server notifies said sending node of communications failure responsive to a timeout.

3

3. A method as in claim 1 , wherein units on said plurality of receiving nodes are synchronized in an arbitrary timing-frame, synchronizing comprising: sending a timing tick from a clock server, said timing tick beginning a timing-frame; beginning simulating execution for one simulated unit; waiting for an indication from said simulated unit that simulation is complete for a current clock cycle; receiving in said clock server said indication from said simulated unit; determining if any units on nodes remain for simulation, and returning to beginning simulating execution for a next unit when said any units remain for simulation; and otherwise returning to sending a next timing tick from said clock server.

4

4. A method of system simulation and verification said method comprising: requesting a token for inter-bus communications from an interoperability server; receiving a requested token at a sending node on a first protocol bus responsive to said request; sending communications over said first protocol bus to said interoperability server; forwarding said communications from said interoperability server to one or more receiving node; returning results from each receiving node to said interoperability server; yielding said token, wherein another token request is precluded until said token is yielded; wherein said interoperability server includes one or more serially connected interceptors; sending and forwarding communications comprising passing said communications from at least one node through said one or more serially connected interceptors to receiver nodes; and returning results comprising passing said results from one or more receiver nodes back through said one or more serially connected interceptors to said at least one node.

5

5. A method as in claim 4 , wherein at least one of said one or more serially connected interceptors modifies said communications prior to passing said communications to said receiver nodes.

6

6. A method as in claim 4 , said one or more serially connected interceptors selectively blocking said communications from being passed to one or more of said receiver nodes.

7

7. A method as in claim 4 , wherein at least one of said one or more serially connected interceptors modifies said results prior to passing said results to said at least one node.

8

8. A method as in claim 4 , said one or more serially connected interceptors selectively blocking said results from passing to said at least one node.

Patent Metadata

Filing Date

Unknown

Publication Date

July 17, 2018

Inventors

Steven Seeger
Daniel Nawrocki

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “SIMULATION AND VERIFICATION SYSTEM AND METHOD” (10027566). https://patentable.app/patents/10027566

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.