Legal claims defining the scope of protection. Each claim is shown in both the original legal language and a plain English translation.
1. A common-source Low Noise Amplifier (LNA), comprising: a first spiral inductor coupled to a source of a first transistor; a second spiral inductor coupled to a drain of a second transistor; and a third inductor connecting the first transistor to the second transistor, wherein the first spiral inductor is configurable to enable a first capacitance to be coupled in parallel to form a resonant circuit.
This invention relates to a common-source Low Noise Amplifier (LNA) designed to improve signal amplification with reduced noise. The LNA addresses the challenge of achieving high gain and low noise in radio frequency (RF) applications, particularly in wireless communication systems where signal integrity is critical. The LNA includes a first spiral inductor connected to the source of a first transistor, a second spiral inductor connected to the drain of a second transistor, and a third inductor linking the first and second transistors. The first spiral inductor is adjustable to allow a first capacitance to be connected in parallel, forming a resonant circuit. This configuration enhances impedance matching and signal amplification while minimizing noise. The second spiral inductor at the drain of the second transistor further optimizes output performance. The third inductor between the transistors ensures proper signal transfer and stability. The resonant circuit formed by the first inductor and capacitance improves frequency selectivity, reducing unwanted noise and interference. This design is particularly useful in RF front-end circuits where low noise and high gain are essential for efficient signal processing.
2. The common-source LNA of claim 1 , wherein the third inductor is configurable to enable a second capacitance to be coupled in parallel to form a bandpass filter.
A common-source low-noise amplifier (LNA) is designed to amplify weak signals while minimizing noise, particularly in radio frequency (RF) applications. A key challenge in LNA design is achieving high gain and selectivity while maintaining low noise figures. Traditional LNAs often struggle with narrowband filtering, which is critical for rejecting out-of-band interference. This invention improves upon a common-source LNA by incorporating a configurable third inductor. The inductor can be adjusted to enable a second capacitance to be coupled in parallel, forming a bandpass filter. This configuration allows the LNA to selectively amplify signals within a desired frequency range while attenuating unwanted frequencies. The bandpass filter enhances signal quality by reducing interference and noise from adjacent channels, which is particularly important in wireless communication systems where spectral efficiency is crucial. The configurable nature of the inductor provides flexibility in tuning the filter characteristics to match specific application requirements, such as adjusting the center frequency or bandwidth of the filter. This approach improves the LNA's performance in applications like RF receivers, where precise frequency selectivity is essential.
3. The common-source LNA of claim 1 , wherein the resonant circuit oscillates at a lower frequency than a center frequency when a width of the second transistor is less than a width of the first transistor.
A low-noise amplifier (LNA) with a common-source architecture includes a resonant circuit and two transistors. The first transistor operates as the primary amplifying device, while the second transistor is configured to adjust the resonant frequency of the circuit. The resonant circuit is designed to oscillate at a frequency lower than the center frequency of the LNA when the width of the second transistor is smaller than the width of the first transistor. This frequency shift occurs due to the altered impedance characteristics introduced by the second transistor, which modifies the resonant behavior of the circuit. The LNA is used in radio frequency (RF) applications where precise control of the resonant frequency is required to optimize signal amplification and noise performance. The second transistor's width relative to the first transistor provides a tunable mechanism to adjust the resonant frequency without significantly impacting the amplifier's gain or noise figure. This design is particularly useful in scenarios where the LNA must operate over a range of frequencies while maintaining low noise and high linearity. The resonant circuit's frequency response is dynamically adjusted by varying the second transistor's dimensions, allowing for flexible tuning in RF front-end systems.
4. The common-source LNA of claim 1 , wherein the resonant circuit oscillates at a higher frequency than a center frequency when a width of the second transistor is greater than a width of the first transistor.
Technical Summary: This invention relates to a low-noise amplifier (LNA) design, specifically a common-source LNA with an integrated resonant circuit. The problem addressed is optimizing the LNA's performance by controlling the oscillation frequency of the resonant circuit relative to the center frequency of the amplifier. The LNA includes a first transistor and a second transistor, where the second transistor is connected to a resonant circuit. The resonant circuit is designed to oscillate at a frequency that can be adjusted relative to the center frequency of the LNA. The key innovation is that the oscillation frequency of the resonant circuit is higher than the center frequency when the width of the second transistor is greater than the width of the first transistor. This relationship between transistor widths and oscillation frequency allows for precise tuning of the LNA's performance characteristics, such as gain, noise figure, and linearity. By adjusting the width of the second transistor relative to the first, the resonant circuit's oscillation frequency can be controlled to enhance the LNA's efficiency and signal processing capabilities. This design is particularly useful in high-frequency applications where precise frequency control is critical. The invention provides a method to dynamically adjust the LNA's behavior by leveraging the physical dimensions of the transistors, ensuring optimal performance without additional complex circuitry.
5. The common-source LNA of claim 1 , further comprising: a drain of a third transistor coupled to a gate of a fourth transistor with a first width; a source of the third transistor configured to be coupled to the resonant circuit; and an oscillator clock configured to operate at a first frequency that enables the third transistor, wherein the third transistor presents a first impedance to the resonant circuit, causing the resonant circuit to have a first bandwidth.
This invention relates to a low-noise amplifier (LNA) circuit, specifically a common-source LNA, designed to improve performance in resonant circuit applications. The problem addressed is optimizing the bandwidth and impedance characteristics of the resonant circuit by dynamically adjusting its properties through transistor-based control. The LNA includes a third transistor whose drain is connected to the gate of a fourth transistor, which has a specified width. The source of the third transistor is coupled to the resonant circuit. An oscillator clock operates at a defined frequency to enable the third transistor, which then presents a specific impedance to the resonant circuit. This impedance modifies the resonant circuit's bandwidth, allowing for tunable performance. The fourth transistor, with its defined width, interacts with the third transistor to further influence the resonant circuit's behavior. The oscillator clock's frequency ensures proper timing for enabling the third transistor, ensuring the desired impedance and bandwidth adjustments. This configuration allows the LNA to dynamically adapt to varying signal conditions, improving signal integrity and noise performance in resonant circuit applications. The invention enhances the LNA's functionality by integrating active impedance control, making it suitable for high-frequency and precision applications.
6. The common-source LNA of claim 5 , wherein the resonant circuit has a wider bandwidth than the first bandwidth when either a frequency of the oscillator clock is larger than the first frequency, a width of the fourth transistor is larger than the first width, or both are increased simultaneously.
A low-noise amplifier (LNA) with a common-source architecture is designed to address bandwidth limitations in radio frequency (RF) signal amplification. The LNA includes a resonant circuit that determines its operational bandwidth. To enhance flexibility, the resonant circuit is adjustable to achieve a wider bandwidth than its initial setting. This adjustment is achieved by modifying either the frequency of an oscillator clock or the width of a fourth transistor within the circuit. Increasing the oscillator clock frequency or the transistor width independently, or both simultaneously, expands the resonant circuit's bandwidth beyond its original configuration. This adaptability allows the LNA to dynamically adjust to varying signal conditions, improving performance in applications requiring broader frequency coverage. The design ensures low-noise amplification while maintaining signal integrity across a wider range of frequencies.
7. The common-source LNA of claim 5 , wherein the resonant circuit has a narrower bandwidth than the first bandwidth when either a frequency of the oscillator clock is less than the first frequency, a width of the fourth transistor is less than the first width, or both are decreased simultaneously.
A low-noise amplifier (LNA) with a common-source architecture is designed to address signal amplification challenges in high-frequency applications. The LNA includes a resonant circuit that dynamically adjusts its bandwidth based on specific operating conditions. The resonant circuit is configured to have a narrower bandwidth than a predefined first bandwidth when either the frequency of an oscillator clock is reduced below a first frequency, the width of a fourth transistor is decreased below a first width, or both conditions are simultaneously met. This adjustment ensures optimal performance by maintaining signal integrity and minimizing noise under varying operational parameters. The LNA leverages a feedback mechanism to stabilize amplification while the resonant circuit's bandwidth modulation enhances efficiency and adaptability. The design is particularly useful in wireless communication systems where signal quality and power consumption are critical. The transistor width and clock frequency adjustments provide fine-tuned control over the LNA's response, allowing for flexible deployment in different frequency bands and power constraints. The invention improves signal amplification by dynamically optimizing the resonant circuit's characteristics to match changing input conditions.
8. A method for making a common-source LNA, comprising: coupling a first spiral inductor to a source of a first transistor; coupling a second spiral inductor to a drain of a second transistor; connecting a third inductor between the first transistor and the second transistor; and configuring the first spiral inductor to enable coupling a first capacitance in parallel, thereby forming a resonant circuit.
This invention relates to low-noise amplifier (LNA) design, specifically a common-source LNA architecture. The problem addressed is improving performance in radio frequency (RF) circuits by optimizing inductance and capacitance configurations to enhance gain, noise figure, and impedance matching. The solution involves a novel inductor arrangement to create resonant circuits that improve signal amplification while minimizing noise. The method constructs a common-source LNA using three inductors. A first spiral inductor is connected to the source of a first transistor, while a second spiral inductor is coupled to the drain of a second transistor. A third inductor is placed between the first and second transistors. The first spiral inductor is designed to allow a first capacitance to be connected in parallel, forming a resonant circuit. This configuration enhances impedance matching and signal amplification by tuning the resonant frequency. The second spiral inductor at the drain of the second transistor further improves output matching and gain. The third inductor between the transistors provides additional tuning flexibility, optimizing overall circuit performance. The resonant circuit formed by the first inductor and parallel capacitance ensures efficient energy transfer, reducing noise and improving linearity. This design is particularly useful in RF front-end applications where low noise and high gain are critical.
9. The method of claim 8 , further comprising: configuring the third inductor to enable coupling a second capacitance in parallel, thereby forming a bandpass filter.
A method for enhancing electromagnetic interference (EMI) filtering in electronic circuits involves configuring an inductor to couple a capacitance in parallel, forming a bandpass filter. The method is particularly useful in power conversion systems where EMI noise must be suppressed while maintaining signal integrity. The inductor is part of a resonant circuit that includes a primary capacitance, and the additional parallel capacitance adjusts the filter's frequency response. By tuning the values of the inductor and capacitances, the filter can be optimized to pass desired frequencies while attenuating unwanted EMI. This approach improves noise suppression without requiring additional discrete components, reducing circuit complexity and cost. The method is applicable in power supplies, communication systems, and other high-frequency applications where EMI mitigation is critical. The bandpass filter configuration ensures that only signals within a specific frequency range are allowed to pass, effectively filtering out noise outside that range. The technique leverages existing circuit elements to enhance performance, making it a cost-effective solution for EMI filtering in modern electronic designs.
10. The method of claim 8 , wherein the resonant circuit oscillates at a lower frequency than a center frequency when a width of the second transistor is less than a width of the first transistor.
Technical Summary: This invention relates to resonant circuit design in electronic systems, specifically addressing frequency control in oscillator circuits. The problem solved involves maintaining stable oscillation frequencies in resonant circuits where transistor sizing affects performance. The invention describes a method for adjusting oscillation frequency by controlling the relative widths of two transistors in the circuit. The resonant circuit includes a first transistor and a second transistor, where the second transistor's width is less than the first transistor's width. This configuration causes the resonant circuit to oscillate at a lower frequency than its center frequency. The method leverages transistor sizing to fine-tune the oscillation frequency, providing a way to compensate for variations in circuit components or environmental factors. The technique is particularly useful in applications requiring precise frequency control, such as communication systems, timing circuits, or sensor interfaces. The invention builds on prior techniques by introducing a transistor width-based frequency adjustment mechanism. By carefully selecting the width ratio between the two transistors, the circuit's oscillation frequency can be systematically lowered relative to its nominal center frequency. This approach avoids the need for additional tuning components, simplifying circuit design while maintaining frequency stability. The method is applicable to various resonant circuit topologies, including LC oscillators and ring oscillators, where transistor sizing plays a critical role in frequency determination.
11. The method of claim 8 , wherein the resonant circuit oscillates at a higher frequency than a center frequency when a width of the second transistor is greater than a width of the first transistor.
This invention relates to resonant circuits in electronic systems, specifically addressing frequency tuning in oscillator circuits. The problem solved is achieving precise frequency control in resonant circuits by adjusting transistor dimensions to shift the oscillation frequency relative to a center frequency. The resonant circuit includes a first transistor and a second transistor, where the second transistor's width is adjustable relative to the first transistor's width. When the second transistor's width exceeds the first transistor's width, the resonant circuit oscillates at a higher frequency than the center frequency. Conversely, if the second transistor's width is smaller, the oscillation frequency decreases. This adjustment mechanism allows dynamic tuning of the resonant frequency without requiring external components or complex control circuits. The resonant circuit operates by leveraging the parasitic capacitances and resistances of the transistors, which influence the overall impedance and frequency response. By modifying the transistor widths, the effective capacitance and resistance in the circuit change, altering the resonant frequency. This approach is particularly useful in applications requiring fine-tuned frequency adjustments, such as wireless communication systems, signal processing, and timing circuits. The invention provides a simple yet effective way to control oscillation frequency by exploiting transistor sizing, eliminating the need for additional tuning elements. This method enhances circuit efficiency and reduces design complexity while maintaining precise frequency control.
12. The method of claim 8 , further comprising: coupling a drain of a third transistor to a gate of a fourth transistor with a first width; coupling a source of the third transistor to the resonant circuit; configuring an oscillator clock to operate at a first frequency to enable the third transistor; and presenting a first impedance of the third transistor to the resonant circuit, causing the resonant circuit to have a first bandwidth.
This invention relates to resonant circuit tuning in electronic systems, specifically for adjusting the bandwidth of a resonant circuit using transistor configurations. The problem addressed is the need for precise control over the resonant circuit's bandwidth to optimize performance in applications such as wireless communication, signal processing, or power conversion. The method involves coupling a drain of a third transistor to a gate of a fourth transistor, where the fourth transistor has a specified width. The source of the third transistor is connected to the resonant circuit. An oscillator clock is configured to operate at a first frequency, enabling the third transistor. This configuration presents a first impedance from the third transistor to the resonant circuit, which modifies the resonant circuit's bandwidth to a first bandwidth. Additionally, the method may include coupling a drain of a fifth transistor to a gate of a sixth transistor with a second width, coupling a source of the fifth transistor to the resonant circuit, and configuring the oscillator clock to operate at a second frequency to enable the fifth transistor. This presents a second impedance to the resonant circuit, adjusting the bandwidth to a second bandwidth. The transistors may be field-effect transistors (FETs), and the resonant circuit may include an inductor and a capacitor. The oscillator clock frequencies and transistor widths are selected to achieve the desired impedance and bandwidth characteristics.
13. The method of claim 12 , wherein the resonant circuit has a wider bandwidth than the first bandwidth when either a frequency of the oscillator clock is larger than the first frequency, a width of the fourth transistor is larger than the first width, or both are increased simultaneously.
This invention relates to resonant circuits used in electronic systems, particularly for improving bandwidth control in oscillator-based circuits. The problem addressed is the need to dynamically adjust the bandwidth of a resonant circuit to optimize performance under varying operating conditions, such as changes in clock frequency or transistor sizing. The resonant circuit is part of an oscillator system where the bandwidth can be modified by altering either the oscillator clock frequency or the width of a transistor within the circuit. Specifically, increasing the oscillator clock frequency beyond a first frequency, increasing the width of a transistor beyond a first width, or both simultaneously, results in a resonant circuit with a wider bandwidth than its initial state. The resonant circuit includes a transistor-based configuration that interacts with the oscillator to achieve this tunable bandwidth. The method involves monitoring the oscillator clock frequency and transistor dimensions, then adjusting these parameters to control the resonant circuit's bandwidth. This allows the system to adapt to different operational demands, such as higher-speed signaling or improved noise immunity, by dynamically widening the bandwidth when needed. The invention ensures efficient performance by balancing bandwidth requirements with power consumption and stability constraints.
14. The method of claim 12 , wherein the resonate circuit has a narrower bandwidth than the first bandwidth when either a frequency of the oscillator clock is less than the first frequency, a width of the fourth transistor is less than the first width, or both are decreased simultaneously.
This invention relates to resonant circuits used in electronic systems, particularly for optimizing bandwidth in oscillator-based applications. The problem addressed is the need to dynamically adjust the bandwidth of a resonant circuit to improve performance under varying conditions, such as changes in oscillator frequency or transistor sizing. The resonant circuit is part of an oscillator system where the bandwidth is controlled by adjusting either the oscillator clock frequency or the width of a transistor in the circuit. Specifically, the bandwidth of the resonant circuit becomes narrower when the oscillator clock frequency is reduced below a predefined first frequency, or when the width of a transistor in the circuit is decreased below a predefined first width. The bandwidth can also be narrowed by simultaneously reducing both the oscillator frequency and the transistor width. This adjustment mechanism allows for fine-tuning the resonant circuit's performance, which is critical in applications requiring precise frequency control, such as communication systems, signal processing, or timing circuits. By dynamically narrowing the bandwidth, the system can achieve better stability, reduced noise, or improved energy efficiency under specific operating conditions. The invention provides a method to optimize resonant circuit behavior by leveraging changes in oscillator frequency and transistor dimensions.
15. The method of claim 12 , wherein energy from the resonant circuit is used to charge the gate of the fourth transistor.
A resonant circuit is used to generate and transfer energy to a power conversion system, particularly for charging the gate of a fourth transistor. The resonant circuit includes an inductor and a capacitor configured to oscillate at a resonant frequency, producing an alternating current (AC) signal. This AC signal is then rectified to provide a direct current (DC) voltage, which is used to charge the gate of the fourth transistor. The fourth transistor is part of a switching network that controls the flow of power in the system, such as in a DC-DC converter or an inverter. By using the resonant circuit to charge the gate, the system achieves efficient energy transfer with reduced switching losses and improved power conversion efficiency. The resonant circuit may also include additional components, such as a diode or a second capacitor, to regulate the voltage or current supplied to the gate. This method ensures reliable gate charging while minimizing energy dissipation, making it suitable for high-frequency power conversion applications.
Unknown
October 29, 2019
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.